Abstract. The purpose of this research is to characterize and model the self-heating effect of n-channel Laterally Diffused Metal-Oxide-Semiconductor Field-Effect Transistors (LDMOS). In order to improve the accuracy and convergence of the self-heating (SH) simulations in DC, transient and small signal AC (S-Parameter) domains, a new SH model has been developed and implemented in Verilog-A version of BSIM4 model to simulate an LDMOS device. The new SH model does not require a separate thermal network. It has been verified with measurements in static DC, transient, and small signal AC (S-parameter). Excellent agreements between measured and simulated results have been obtained without sacrificing simulation speed and convergence performance.
Introduction
Self-heating effects have been discussed for more than one decade and their models were also proposed. Self-heating effects (SHE) are mainly occurred in bipolar transistors, Silicon-On-Insulator-Metal-Oxide-Semiconductors (SOI-MOSFETs), and power MOSFET devices. The SHE significantly affects the current-voltage characteristics of the device, and causes negative differential resistance in the characteristics and complex behavior at frequencies where the internal device temperature can follow the applied signal. There are mainly two types of SPICE compact modeling approaches. The one is to use thermal feedback calculations based on small signal admittance parameters, which have been applied for only bipolar transistors [1] . The other is made up of separate thermal network [2] , which demands extra computation time and may cause convergence problem especially for large circuits. It has generally been used for SOI-MOSFETs and power MOSFET devices.
Since BSIM4 model [3] includes asymmetric and bias-dependent drain/source resistance model, the model can be applied to Laterally Diffused Metal-Oxide-Semiconductor (LDMOS) [4] with dedicated parameter extraction procedure [5] . In order to improve the accuracy and convergence of the self-heating (SH) simulations in DC, transient, and small signal AC (S-Parameter) domains, a new SH model, which does not require a separate thermal network, is developed and implemented in the BSIM4 model with Verilog-A script language to simulate LDMOS devices. The SH model is based on isothermal and electrical resistance equations.
The proposed model has been tested by using 35V n-channel LDMOS (n-LDMOS). Device model parameters were extracted with DC, CV, transient, and S-parameter measurement of the device. Since the agreements between measurement and simulation are excellent, it is obvious that the proposed model implemented in BSIM4 can be satisfactorily used for 35V n-LDMOS simulations. The simulation speed is almost the same as the original BSIM4 model.
Self-heat Model Development
In the beginning, DC and isothermal current [6] 
ds ds th
R th can be written as eq. (3) using electrical resistance equation,
whose temperature dependency is given by
where, ρ is the thermal resistivity, L and S are the effective length and cross section area of the material, respectively. Since ρ is linearly proportional to the rise of temperature, we have
where, c is the slope of ρ -T curve. By plugging eq. (5) into eq. (4), we have
where, R th0 is the thermal resistance at ambient temperature. Now we define K th as
Using eq. (6) and (7), R th can be simply represent as 0 th th th 
Now eq. (2) is re-written as ds ds th
In the static DC simulation and measurements, Z th is simply equal to R th . In the AC characterizations, Z th decreases with signal frequency which is dominated by C th .
Finally, ∆T is formulated by 
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In order to derive drain current with self-heating, I ds_th , we first refer to temperature dependency of effective mobility [7] , µ eff , which is written as;
Effective mobility with self-heating becomes
Accordingly, drain current with self-heating of the device is written as 
Experiments
The plausibility of the model is verified by DC and transient SPICE simulations of a typical n-channel LDMOS (n-LDMOS) in Fig. 1 . The drain current becomes high right after supplying gate pulse voltage in Fig. 1 (b) because the channel area of the device has not been heated, yet. After approximately 20 µsec, channel is continuously heated to reach the same temperature as static DC condition. The drain current is decreased to 158.62 mA, which is shown in Fig. 1 (a) .
The proposed model has been verified by using 35 V n-LDMOS. The model parameters are extracted with DC, CV, and S-parameter measurement of the device. In addition to the general BSIM4 extraction procedure [3] , bias dependent drain and source resistance parameters are fine-tuned by using Z-parameters that are converted from measured S-parameters. Fig. 2 (a) shows the comparison between measured and simulated drain current in static DC condition. SHE is faithfully reproduced in the simulations. The output drain voltage of transient simulation is accurately agreed with measurement in Fig. 2 (b) .
The small signal AC simulation behavior is verified by S 21 measurement in Fig. 3 (a) which is a good indicator to observe SHE. Simulation result of the proposed model agreed with measurement, moreover, it has no inconsistency with static DC simulation result which is shown in Fig. 2 (a) . For other S-parameters that are in Fig. 3 (b) , (c), and (d) show excellent agreements between measurement and simulations. 
In order to test the simulation speed of the propose model, n-MOS ring oscillators are applied. The comparison results between original BSIM4 and BSIM4 with the proposed SH models are shown in Table 1 . The convergence time difference between BSIM4 and proposed models is small enough to apply the proposed model to large integrated circuit simulations. 
Summary
An accurate self-heat model without using a thermal sub-circuit is developed. The proposed model was implemented into BSIM4 model with Verilog-A language for LDMOS simulations. The proposed model has been verified with DC, transient, and small-signal S-parameter measurements. Key Engineering Materials Vol. 643 121
